NEC

TFT COLOR LCD MODULE

NL10276AC30-07 38cm (15 Type) XGA

PRELIMINARY DATA SHEET

(6th Edition)

All information is subject to change without notice.

Published by

1st Engineering Department Color LCD Division Display Device Operations Unit NEC Electron Devices

2002 All rights reserved.

INTRODUCTION

No part of this SPECIFICATIONS shall be copied in any form or by any means without the prior written consent of NEC Corporation.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a product described herein or any other liability arising from use of such application. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or of others.

While NEC Corporation has been making continuous effort to enhance the reliability of its products, the possibility of failures cannot be eliminated entirely. To minimize risks of damage to property or injury to person arising from a failure in an NEC product, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

```
NEC products are classified into the following three quality grades:

"Standard", "Special", "Specific"
```

The "Specific" quality grade applies only to applications developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a product depend on its quality grade, as indicated below. Customers must check the quality grade of each application before using it in a particular application.

- **Standard:** Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- **Special:** Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- **Specific:** Military systems, aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems (medical equipment, etc.) and any other equipment

The quality grade of this product is "Standard" unless otherwise specified in this SPECIFICATIONS. If customers intend to use this product for applications other than those specified for "Standard" quality grade, they should contact an NEC Corporation sales representative in advance.

Anti-radioactive design is not implemented in this product.

CONTENTS

1. OUTLINE	4
1.1 STRUCTURE AND PRINCIPLE	
1.2 APPLICATIONS	
1.3 FEATURES	
2. GENERAL SPECIFICATIONS	
3. BLOCK DIAGRAM	
4. DETAILED SPECIFICATIONS	
4.1 MECHANICAL SPECIFICATIONS	
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 ELECTRICAL CHARACTERISTICS	8
4.3.1 Driving for LCD panel signal processing board	
4.3.2 Driving for backlight inverter	
4.3.3 Supply voltage ripple	9
4.3.4 Fuses	
4.4 SUPPLY VOLTAGE SEQUENCE	10
4.4.1 Sequence for LCD panel signal processing board	10
4.4.2 Sequence for backlight inverter	
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	11
4.5.1 LCD panel signal processing board	11
4.5.2 Backlight inverter	13
4.5.3 Position of sockets	14
4.6 LUMINANCE CONTROLS	15
4.6.1 Luminance control methods	15
4.6.2 Detail of PWM timing	16
4.7 DISPLAY COLORS TO INPUT DATA SIGNALS	17
4.8 DISPLAY POSITIONS	18
4.9 INPUT SIGNAL TIMINGS	19
4.9.1 Definition of input signal timings	19
4.9.2 General input signal timing chart	20
4.9.3 Detailed input signal timing chart	21
4.9.4 Timing characteristics (2 port input)	22
4.10 OPTICAL CHARACTERISTICS	23
5. RELIABILITY TEST	25
6. PRECAUTIONS	
6.1 MEANING OF CAUTION SIGNS	26
6.2 CAUTIONS	26
6.3 ATTENTIONS	
7. OUTLINE DRAWINGS	28
7.1 Front view	28
7.2 Rear view	29

1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

NL10276AC30-07 module is composed of the driver LSIs for driving the TFT (Thin Film Transistor) array with an amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into the narrow gap between a TFT array glass substrate and a color filter glass substrate.

RGB (Red, Green, Blue) data signals from a source system are modulated into a form suitable for active matrix addressing by the onboard signal processor and sent to the driver LSIs which in turn address the individual TFT cells.

Working as an electro-optical switch, each TFT cell regulates transmitted light from the backlight assembly when worked by the data source. Color images are created by regulating the amount of transmitted light through the array of red, green and blue dots.

1.2 APPLICATIONS

• FA monitor

1.3 FEATURES

- Parallel 8bit interface (2 port)
- Ultra-wide viewing angle (with lateral electric field)
- Fast response time
- High luminance
- High contrast
- Wide color gamut
- Luminance control
- Small foot print
- Direct light type
- Replaceable backlight unit and inverter
- Acquisition product for UL/c-UL (File No.E170632)

6

2. GENERAL SPECIFICATIONS

Display area $304.128 (H) \times 228.096 (V) mm$

Diagonal size of display 38 cm (15.0 inches)

Drive system a-Si TFT active matrix

16,777,216 colors (6bit + FRC) Display colors

Number of pixels $1024 (H) \times 768 (V)$ pixel

RGB (Red, Green, Blue) vertical stripe Pixel arrangement

Dot pitch $0.099 (H) \times 0.297 (V) mm$

Pixel pitch $0.297 (H) \times 0.297 (V) mm$

Module size $330.0 \text{ (H)} \times 256.0 \text{ (V)} \times 30.0 \text{ max.(D)} \text{ mm}$

Weight 1100 g (typ.)

Contrast ratio 300:1 (typ.)

Viewing angle At the contrast ratio 10:1

> • Horizontal: Left side 85° (typ.), Right side 85° (typ.) • Vertical: Up side 85° (typ.), Down side 85° (typ.)

Designed viewing direction • Optimum grayscale (γ =2.2): perpendicular

Polarizer pencil-hardness 3H (min.) [by JIS K5400]

At LCD panel center Color gamut

60 % (typ.) [against NTSC color space]

Response time Ton (black $10\% \rightarrow$ white 90%)

20 ms (typ.)

 $400 \text{ cd/m}^2 \text{ (typ.)}$ Luminance

Signal system Parallel 8bit interface (2port)

[8-bit digital signals for data of RGB colors,

Dot clock (CLK), Data enable (DE)]

LCD panel signal processing board: 5.0V Supply voltage

Backlight inverter: 12.0V

Backlight Direct light type: 8 cold cathode fluorescent lamps


[Replaceable parts]

• Backlight unit: 150LHS16 • Inverter: 150PW151

Power consumption

At maximum luminance and checkered flag pattern

25.1 W (typ.)



4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification	Unit
Module size	$330.0 \pm 1.0 \text{ (H)} \times 256.0 \pm 1.0 \text{ (V)} \times 30.0 \text{ max. (D)}$ Note1	mm
Display area	304.128 (H) × 228.096 (V) Note1	mm
Weight	1,100 (typ.), 1200 (max.)	g

Note1: See "11.OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

	Parameter	Symbol	Rating	Unit	Remarks	
C11	LCD panel signal board	VDD	-0.3 to +6.0	V	Ta = 25°C	
Supply voltage	Inverter	VDDB	-0.3 to +15.0	V	1a = 25°C	
	Display signals Note3	Vi	-0.3 to +3.8	V	$Ta = 25^{\circ}C$ $VDD=5.0V$	
	BRTC	ViB1	-0.3 to +5.5	V		
Input voltage	BRTP	ViB2	-0.3 to +5.5	V		
mput voltage	PWSEL	ViB3	-0.3 to +5.5	V	$Ta = 25^{\circ}C$ $VDDB=12V$	
	ACA	ViB4	-0.3 to +5.5	V		
	BRTI	ViB5	-0.3 to +1.5	V		
	Storage temperature	Tst	-20 to +60		-	
	Operating temperature	Top1	0 to +55	°C	Module front surface Note1	
,	operating temperature	Top2	≤ 65		Module rear surface Note2	
			≤ 95		Ta≤ 40°C	
	Relative humidity Note4	RH	≤ 85	%	40°C <ta≤ 50°c<="" td=""></ta≤>	
			≤ 70		50°C <ta≤ 55°c<="" td=""></ta≤>	
Absolute humidity Note4			≤ 73 Note5	g/m ³	Ta>55°C	
	Operating altitude	≤ 4,850	m	0°C ≤ Ta ≤ 55°C		
	Storage altitude		≤ 13,600	m	-20°C ≤ Ta ≤ 60°C	

Note1: Measure at the display area center

Note2: Measure at the rear shield center

Note3: Display signals are DE, CLK, RA0 to RB7, GA0 to GB7, BA0 to BB7

Note4: No condensation Note5: Ta = 55°C, RH = 70% 6

6

6

6

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 Driving for LCD panel signal processing board

 $(Ta = 25^{\circ}C)$

Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Supply voltage		VDD	4.5	5.0	5.5	V	-
Supply current		IDD	-	210 Note1	450 Note2	mA	at VDD=5.0V
Ripple voltage		VRP	-	-	100	mV	at VDD=5.0V
Logic input voltage	Low	VTL	0	-	0.8	V	I V/TTI 11
Logic input voltage	High	VTH	2.0	-	3.6	V	LVTTL level

Note1: Checker flag pattern [by EIAJ ED-2522] Note2: Theoretical maximum current pattern

4.3.2 Driving for backlight inverter


 $(Ta = 25^{\circ}C)$

Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Supply voltage		VDDB	11.4	12.0	12.6	V	Backlight power supply
Supply current	Note1	IDDB	-	2000	2400	mA	VDDB=12.0V (at Max. luminance)
	BRTC	ViBL1	0	-	0.8	V	
	DKIC	ViBH1	2.0	-	5.0	V	-
	BRTP	ViBL2	0	-	0.8	V	
T a si a immut sualta sa	BRIP	ViBH2	2.0	-	5.0	V	-
Logic input voltage	PWSEL	ViBL3	0	-	0.8	V	
	PWSEL	ViBH3	2.0	-	5.0	V	-
	ACA	ViBL4	0	-	0.8	V	
		ViBH4	2.0	-	5.0	V	-
	DDTC	IiBL1	-610	-	-	μΑ	
	BRTC	IiBH1	-	-	440	μΑ	-
	DDTD	IiBL2	-1580	-	-	μΑ	
Ti- i	BRTP	IiBH2	-	-	3500	μΑ	-
Logic input current	DWCEI	IiBL3	-610	-	-	μΑ	
	PWSEL	IiBH3	-	-	440	μΑ	-
	ACA	IiBL4	-810	-	-	μΑ	
	ACA	IiBH4	-	-	440	μΑ	-
BRTI input current	BRTI	IiB5	-130	-	-	μΑ	-

6

6

_



Maximum luminance control : 100% (Duty)
Minimum luminance control : 20% (Duty)
Luminance control frequency : 285±14 Hz (typ.)

Luminance control frequency indicate the input pulse frequency, when select the luminance control with external pulse. See "4.6.2 Luminance control with external pulse".

Note2: The power supply lines (VDDB and GNDB) occurs large ripple voltage (See "4.3.3 Power supply voltage ripple".) while luminance control. There is the possibility that the ripple voltage produces acoustic noise and signal wave noise in audio circuit and so on. Put a capacitor (5,000 to $6,000\mu$ F) between the power source lines (VDDB and GNDB) to reduce the noise, if the noise occurred in the circuit.

4.3.3 Supply voltage ripple

This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.

Supply voltage (Acceptable level)	Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VDD (for LCD panel signal processing board; 5.0V)	≤ 100	mVp-p
VDDB (for backlight inverter; 12.0V)	≤ 200	mVp-p

Note1: The permissible ripple voltage includes spike noise.

4.3.4 Fuses


T	Fı	Datina	T I:4	Damada				
Item	Type Supplier				Kating	Unit	Remark	
VDD	VDD FCC16202AB KAMAYA ELECTRIC	4	A	Fusing current Note1				
VDD	PCC10202AB	Co., Ltd.	32	V	-			
VDDB MMCT 5A		SOC Corporation	10	A	Fusing current Note1			
VDDB	WINCT 3A	Soc Corporation	63	V	-			

Note1: The power capacity should be more than the fusing current rating. If the power capacity is less than the criteria value, the fuse may not blow, and then nasty smell, smoking and so on may occur.

_

4.4 SUPPLY VOLTAGE SEQUENCE

4.4.1 Sequence for LCD panel signal processing board




Note1: Display signals (DE, CLK, RA0 to RB7, GA0 to GB7, BA0 to BB7) must be "0" voltage (V), exclude the VALID period (See above sequence diagram). If input voltage to display signals is higher than 0.3V, the internal circuits might be damaged.

Note2: In terms of fall-off-potential while VDD leading edge is below 4.0V, protection circuits may work and then the module may not work.

Note3: If some of display signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. If customer stops the display signals, they should be cut VDD.

4.4.2 Sequence for backlight inverter



Note1: Backlight ON/OFF should be controlled, while display signals are supplied. The backlight power supply (VDDB) is not related to the power supply sequence. However, unstable data may be displayed when the backlight power is turned ON/OFF during display signals out.

Note2: Only when BRTC is Open.

4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (Module side): IL-FHR-F45S-HF (JAE) or FH12S-45S-0.5SH (HIROSE)

Pin No.	Symbol	Function	Description		
1	GND	Ground	Connect to system ground.		
2	CLK	Dot clock	Dot clock input		
3	GND	Ground	Connect to system ground.		
4	DE	Data enable	Data enable input		
5	GND	Ground	Connect to system ground.		
6	N.C.	Non-connection	Keep the terminal open		
7	GND	Ground	Connect to system ground.		
8	N.C.	Non-connection	Keep the terminal open		
9	GND	Ground	Connect to system ground.		
10	N.C.	Non-connection	Keep the terminal open		
11	GND	Ground	Connect to system ground.		
12	BA7				
13	BA6	Odd pixel data B	Odd pixel data B input		
14	BA5	Sud pixel data B	BA7: Most significant bit		
15	BA4				
16	GND	Ground	Connect to system ground.		
17	BA3	1			
18	BA2	Odd pixel data B	Odd pixel data B input		
19	BA1	au piner unu B	BA0: Least significant bit		
20	BA0				
21	GND	Ground	Connect to system ground.		
22	GA7	4	Odd pixel data G input		
23	GA6	Odd pixel data G			
24	GA5	1 1	GA7: Most significant bit		
25	GA4				
26	GND	Ground	Connect to system ground.		
27	GA3	4			
28	GA2	Odd pixel data G	Odd pixel data G input		
29	GA1	1	GA0: Least significant bit		
30	GA0	Ground	Connect to system ground		
31	GND RA7	Ground	Connect to system ground.		
33	RA6	-	Odd pixel data R input		
34	RA5	Odd pixel data R	RA7: Most significant bit		
35	RA3	-	12 17. 1910st significant of		
36	GND	Ground	Connect to system ground.		
37	RA3	Ground	Connect to system ground.		
38	RA2	-	Odd pixel data R input		
39	RA1	Odd pixel data R	RA0: Least significant bit		
40	RA0	1			
41	VDD				
42	VDD	1			
43	VDD	Power Supply	+5V <u>+</u> 10%		
44	VDD	1			
45	N.C.	Non-connection	Keep the terminal open		

Note1: Do not keep pins free (except N.C. Pin) to avoid noise issue.

CN1: Figure of socket

1	2	 44	45	
				_

CN2 socket (Module side): IL-FHR-F30S-HF (JAE) or FH12S-30S-0.5SH (HIROSE)


Pin No.	Symbol	Function	Description
1	GND	Ground	Connect to system ground.
2	BB7		
3	BB6	Even pixel data B	Even pixel data B input
4	BB5	Even pixei data B	BB7: Most significant bit
5	BB4		
6	GND	Ground	Connect to system ground.
7	BB3		
8	BB2	Even pixel data B	Even pixel data B input
9	BB1	Even pixei data B	BB0: Least significant bit
10	BB0		
11	GND	Ground	Connect to system ground.
12	GB7		
13	GB6	Even pixel data G	Even pixel data G input
14	GB5	Even pixel data G	GB7: Most significant bit
15	GB4		
16	GND	Ground	Connect to system ground.
17	GB3		
18	GB2	Even pixel data G	Even pixel data G input
19	GB1	Even pixel data G	GB0: Least significant bit
20	GB0		
21	GND	Ground	Connect to system ground.
22	RB7		
23	RB6	Even pixel data R	Even pixel data R input
24	RB5	Even pixer data K	RB7: Most significant bit
25	RB4		
26	GND	Ground	Connect to system ground.
27	RB3		
28	RB2	Even pixel data R	Even pixel data R input
29	RB1	L von pixei data K	RB0: Least significant bit
30	RB0		

Note1: Do not keep pins free to avoid noise issue.

CN2: Figure of socket

1 2 ------ 29 30

Note2: Insert the FPC into the CN1 and CN2 with conductive terminal down.



Sectional drawing of CN1 and CN2

4.5.2 Backlight inverter

CN201 socket (Module side): DF3-8P-2H (HIROSE ELECRIC Co., Ltd.) Adaptable plug: DF3-8S-2C (HIROSE ELECRIC Co., Ltd.)

rampunore prag.		210 00 2 0 (111110)	er reference co.; re.,
Pin No.	Symbol	Function	Description
1	GNDB		
2	GNDB	Current for health the	Composition markets and desired
3	GNDB	Ground for backlight	Connect to system ground.
4	GNDB		
5	VDDB		
6	VDDB	Power supply for backlight	+12V±5%
7	VDDB		T12 V ±3 /0
8	VDDB		

Note1: Do not keep pins free to avoid noise issue.

CN201: Figure of socket

1 2 ---- 7 8

6

6

CN202 socket (Module side): IL-Z-9PL1-SMTY (JAE) Adaptable plug: IL-Z-9S-S125C3


Pin No.	Symbol	Function	Description		
1	GNDB	Carred for health she	Comment to a story on a 1		
2	GNDB	Ground for backlight	Connect to system ground.		
3	ACA	Luminance control signal	"High" or "Open": Normal luminance 100% "Low": Low luminance mode (63% typ.) Note1		
4	BRTC	Backlight ON/OFF control signal	"High" or "Open" : Backlight ON "Low" : Backlight OFF		
5	BRTH				
6	BRTI	Luminance control signal	See "4.6 LUMINANCE CONTROLS".		
7	BRTP				
8	GNDB	Ground for backlight	Connect to system ground.		
9	PWSEL	Luminance control select signal	See "4.6 LUMINANCE CONTROLS".		

Note1: ACA function works, when a resistor is inserted between BRTI and BRTH terminal or BRTI voltage is inputted (See 4.6.1 Luminance control method). In case BRTI terminal is open, ACA function does not work.

CN202: Figure from socket view

9 8 1

4.5.3 Position of sockets



4.6 LUMINANCE CONTROLS

4.6.1 Luminance control methods

Method	Adjustment and	luminance ratio	PWSEL signal	BRTP signal
	Adjustment			
Resistor control Note1	The variable resistor (R) for be $10k\Omega \pm 5\%$, B curve, $1/1$ resistor is the minimum lumi of the resistor is the maximum of the resistor is the maximum * *BRTH terminal is connect module. • Luminance ratio Note3 Resistance $0 \ k\Omega$	nance. Also maximum point m luminance. BRTI	High or Open	Open
	10 kΩ	100% (Maximum)		İ
Voltage control Note1	Adjustment This control method care adjustment of luminance, if it voltage for BRTI signal (ViB Luminance ratio Note3 BRTI Voltage (ViB5) OV 1.0V			
Pulse width modulation Note1 Note2	Adjustment Pulse width modulation (PPWSEL signal is Low and I is inputted into BRTP te controlled by duty ratio of Broad Elements (PPWSEL signal is Low and I is inputted into BRTP te controlled by duty ratio of Broad Elements (PPWSEL signal is Low and I is inputted into BRTP te controlled by duty ratio Note3 Duty ratio Note4	rminal. The luminance is	Low	PWM signal

Note1: In case of the resistor control method and the voltage control method, noises may appear on the display image depending on the input signals timing for LCD panel signal processing board.

Use PWM method, if interference noises appear on the display image!

Note2: In case BRTC signal is High or Open, the inverter will stop work when BRTP signal is fixed to Low. In this case, backlight will not turn on, even if BRTP signal is inputted again. This is not out of order. Backlight inverter will start to work when power is supplied again.


Note3: These data are the target values. Note4: See "4.6.2 Detail of PWM timing". 6

6


6

(1) Timing diagrams

• Outline chart



• Detail of A part



(2) Each parameter

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
Luminance control frequency	FL	185	-	325	Hz	Note1, Note2
Duty ratio	DL	0.2	-	1.0	-	Note1, Note3
Non signal period	tPWL	0	-	50	ms	Note4

Note1:Definition of parameters is as follows.

$$FL=\frac{1}{tPW}$$
, $DL=\frac{tPWH}{tPW}$

Note2: See the following formula for luminance control frequency.

Luminance control frequency = $tv \times (n+0.25)$ [or (n + 0.75)]

 $n = 1, 2, 3 \cdot \cdot \cdot \cdot$

tv: See "4.10.4 Timing characteristics".

The interference noise of luminance control frequency and input signal frequency for LCD panel signal processing board may appear on a display. Set up luminance control frequency so that the interference noise does not appear!

Note3: See "4.6.1 Luminance control methods".

Note4: If tPWN is more than 50ms, the backlight will be turned off by a protection circuit for inverter.

4.7 DISPLAY COLORS TO INPUT DATA SIGNALS


										Data s	ignal	(0: I	Low l	evel,	1: H	igh le	evel)								
Display	y color	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	GA7	GA6	GA5	GA4	GA3	GA2	GA1	GA0	BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0
		RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0			RB0	GB7	GB7 GB6 GB5 GB4 GB3 GB2 GB1 GB0			BB7 BB6 BB5 BB4 BB3 BB2 BB1 BB0															
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Basic	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
color	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	\uparrow					:								:								:			
grayscale	\downarrow					:								:								:			
	bright	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Green	\uparrow					:								:								:			
grayscale	\downarrow					:								:								:			
	bright	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	\uparrow					:								:								:			
grayscale	\downarrow					:								:								:			
	bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note1: Colors are developed in combination with 8-bit signals (256 steps in grayscale) of each primary red, green, and blue color. This process can result in up to 16,777,216 (256×256×256) colors.

4.8 DISPLAY POSITIONS

Odd Pixel: RA= R DATA
Odd Pixel: GA= G DATA
Odd Pixel: BA= B DATA


Even Pixel: RB=R DATA
Even Pixel: GB=G DATA
Even Pixel: BB=B DATA




D(1,1)	D(2,1)	•••	D(1024,1)
D(1,2)	D(2,2)	•••	D(1024,2)
•	•	•	•
•	•	•	•
•	•	•	•
•	•	•	•
D(1.7(0))	D(2.7(0)		D(1004.7(0))
D(1,768)	D(2,768)	•••	D(1024,768)

4.9 INPUT SIGNAL TIMINGS


4.9.1 Definition of input signal timings





Note1: See "4.9.4 Detailed input signal timing chart for numeration of pulse".

Note2: These diagrams indicate virtual signal for set up to timing.



4.9.4 Timing characteristics (2 port input)

	Parameter		Symbol	min.	typ.	max.	Unit	Remarks
	Frequency	Vf=75Hz	1/ tc	38.5	39.375 25.397	40.0	MHz ns	
CLK	riequency	Vf=60Hz	17 tc	31.5	32.500 30.769	33.5	MHz ns	-
	Duty		tel / te	0.4	0.5	0.6	-	-
	Period	Vf=75Hz	th	12.3 550	16.660 656	1000	μs CLK	Typ.=60.023kHz
		Vf=60Hz		12.3 550	20.677 672	1000	μs CLK	Typ.=48.363kHz
	Display period		thd		512		CLK	-
Horizontal	Front-porch	Vf=75Hz Vf=60Hz	thf	-	8 12	-	CLK	-
	Pulse width Vf=75Hz Vf=60Hz		thp *	-	48 68	-	CLK	-
	Back-porch	Vf=75Hz Vf=60Hz	thb *	-	88 80		CLK	-
		* thp + thb	<u>l</u>	38	-	-	CLK	-
	Dania	Vf=75Hz	4	- 771	13.328 800	18.5	ms H	Typ=75.029Hz
	Period	Vf=60Hz	tv	- 771	16.666 806	18.5	ms H	Typ=60.0Hz
	Display period		tvd		768		Н	-
Vertical	Front-porch	Vf=75Hz Vf=60Hz	tvf *	-	3	-	Н	-
	Pulse width	·	tvp *	-	3 6	-	Н	-
	Back-porch		tvb *	-	28 29	-	Н	-
		* tvp + tvb +1	tvf	3	-	-	Н	-
	Vsync-Hsync tim		tvhs	1	-	-	CLK	-
	Hsync-Vsync timing		tvhh	1	-	-	CLK	-
DATA (RA0-RB7)	DATA-CLK (Set			2	-	-	ns	-
(GA0-GB7) (BA0-BB7)	CLK-DATA (Hol	d)	tdh	2	-	-	ns	-
DE	DE-CLK timing		tes	2	-	•	ns	-
	CLK-DE timing		the	2	-	-	ns	-

Note1: All parameters should be kept within the specified range. Also Definition of unit is as follows.

1CLK = tc
1H = th

4.10 OPTICAL CHARACTERISTICS

(Ta= 25°C, VDD= 5V, VDDB=12V, Note1)


			(14 =	c c , r B B	, , , ,	, 121,	110001)
Parameter	Symbol	Condition	min.	typ.	max.	Unit	Remarks
Contrast ratio	CR	Note 3	250	300	-	-	Note2
Luminance	Lumax	Note 3	300	400	-	cd/m ²	-
Luminance uniformity	-	Max. / Min.	-	1.1	1.3	-	Note3,6
	W	White (x, y)	-	0.300, 0.315	ı	-	
Chromaticity	R	Red (x, y)	-	0.630, 0.351	ı	-	Note3
	G	Green (x, y)	-	0.322, 0.580	•	-	Notes
	В	Blue (x, y)	-	0.146, 0.112	-	-	

Reference data

(Ta= 25°C, VDD= 5V, VDDB=12V, Note1)

					(- •	20 C, 1 B B C	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	'	, 1 (0001)	
Parameter		Symbol	Condition		min.	typ.	max.	Unit	Remarks	
Color gamut		С		To NTSC	50	60	-	%	Note3	
	Horizontal	$\theta x+$		D> 10 0 ±00	70	85	-	deg.		
Viewing angle (CR>10)	Horizontai	θx-		$R>10$, $\theta y = \pm 0^{\circ}$	70	85	-	deg.	Note4	
	Vertical	Vertical $\theta y +$		D: 10 0 100	70	85	-	deg.	Note4	
	verticai	θу-	CR>10, $\theta x = \pm 0^{\circ}$		70	85	-	deg.		
Response time (Module front surface temperature = 34.5°C)		Ton	Black to white	10%→90%	-	20	30	100 G	Nata2.5	
		Toff	White to black	90%→10%	-	10	20	ms	Note3,5	

Note1: Optical characteristics are measured after 20 minutes from the module works. The typical value is measured after luminance saturation. The luminance is measured in dark room. Input signal timing: XGA-60Hz mode



Note2: The contrast ratio is calculated by using the following formula.

Contrast ratio (CR) = Luminance with all pixels in white


Luminance with all pixels in black

Note3: Viewing angle is $\theta x = \pm 0^{\circ}$, $\theta y = \pm 0^{\circ}$ and at center.

<u>ر</u>


Note4: Definitions of viewing angles are as follows

Normal axis (Perpendicular)



Note5: Definitions of response times are as follows.

Response time is measured, the luminance changes from "white" to "black", or "black" to "white" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 90% down to 10%. Also Toff is the time it takes the luminance change from 10% up to 90% (See the following diagram.).




Note6: Luminance uniformity is calculated by using following formula.

Luminance uniformity =

Maximum luminance

Minimum luminance

The luminance is measured at near the five points shown below.




5. RELIABILITY TEST

Test	t item	Test condition	Judgment	
High temperature	/humidity operation	① 60±2°C, RH=60%, 240 hours, ② Display data is white.	Note1	
Heat cycle (ope	ration)	0°C ±3°C1 hour 55°C ±3°C1 hour 50 cycles , 4 hours/cycle Display data is white.	Note1	
Thermal shock (non-op	peration)	 ① -20°C ±3°C30 minutes 60°C ±3°C30 minutes ② 100 cycles ③ Temperature transition time is within 5 minutes. 	Note1	
Vibration (non-op	peration)	 5-100Hz, 11.76m/s², 1 minute/cycle, X,Y,Z direction 10 times each direction 	Note1, Note2	
Mechanical shock (non-operation)	C .	 ① 294m/s², 11ms X,Y,Z direction ② 3 times each direction 	Note1, Note2	
ESD (operation)		150pF, 150Ω, ±10kV 9 places on a panel Note3 10 times each place at one-second intervals	Note1	
Dust (operation)		Sample dust: No. 15 (by JIS-Z8901) Hourly 15 seconds stir, 8 times repeat	Note1	
Low pressure	operation	53.3 kPa 0°C±3°C 24 hours 55°C±3°C 24 hours	Note 1	
	non-operation	15 kPa -20°C ±3°C 24 hours -60°C±3°C 24 hours	1,000 1	

Note1: No display malfunctions (Display functions are checked under the same conditions as out-going inspection.)

Note2: Physical damage

Note3: See the following figure for discharge points.



6. PRECAUTIONS

6.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to understand following contents, respectively.



This sign has a meaning that customer will be injured himself and/or the module will sustain a damage, if he makes a mistake in operations.



This sign has a meaning that customer will get an electric shock if he makes a mistake in operations.



This sign has a meaning that customer will be injured himself if he makes a mistake in operations.

6.2 CAUTIONS



Do not touch HIGH VOLTAGE PART of the inverter while turn on. Customer will be in danger of an electric shock.



- * Pay attention to handling for the working backlight. It may be over 35°C from ambient temperature.
- * Do not shock and press the LCD panel and the backlight. There will be in danger of breaking, because they are made of glass. (Shock: To be not greater 294m/s² (30G) and to be not greater 11ms, Pressure: To be not greater 19.6N (2kgf))

6.3 ATTENTIONS

- (1) Handling the product
 - ① When customer pulls out products from carton box, take hold of both ends without touch the circuit board. If customer touches it, products may be broken down and/or out of adjustment, because of stress to mounting parts.
 - ② If customer places products temporarily, turn down the display side and place on a flat table.
 - 3 Handle products with care and avoid electrostatic discharge (e.g. Decrease with earth band, ionic shower, etc.), because products (LCD modules) may be damaged by electrostatic.
 - ④ The torque for mounting screws should never exceed 0.39N·m. Over torque may cause mechanical damage to the product.
 - ⑤ Do not press or friction, because LCD panel surface is sensitive. If customer will clean the product surface, NEC Corporation or their supplier will recommend using the cloth with ethanolic liquid.

- © Do not push-pull the interface connectors while turn on, because wrong power sequence may break down the product.
- © Connection cables such as flexible cable, and so on, are danger of damage. Do not hook cables nor pull them.

(2) Environment

- ① Dewdrop atmosphere must be avoided.
- ② Do not operate and/or stores in high temperature and/or high humidity atmosphere. If customer store the product, keep in antistatic pouch in room temperature, because of avoidance for dusts and sunlight.
- 3 Do not operate in high magnetic field. Circuit boards may be broken down by it.
- ① Use an original protection sheet on product surface (polarizer). Adhesive type protection sheet should be avoided, because it may change color and/or properties of the polarizer.

(3) Specification for products

- ① Do not display the fixed pattern for a long time because it may cause image sticking. If the fixed pattern is displayed on the screen, use a screen saver.
- ② The product may be changed of color by viewing angle because of the use of condenser sheet for backlight unit.
- 3 The product may be changed of luminance by voltage variation, even if power source applies recommended voltage to backlight inverter.
- ④ Optical characteristics may be changed by input signal timings.


(4) Other


- ① All GND, GNDB, VDD and VDDB terminals should be connected without a non-connected signal line.
- ② Do not disassemble a product and/or adjust volume.
- ③ If customer would like to replace backlight lamps, see 'REPLACEMENT MANUAL FOR BACKLIGHT'.
- ① If customer use screwnails, pay attention not to insert waste materials in inside of products.
- (5) When customer returns product for repair and so on, pack it with original shipping package because of avoidance of some damages during transportation.

General specifications for the LCD

The following items are neither defects nor failures.

- * Response time, luminance and color gamut may be changed by ambient temperature.
- * The LCD may be seemed luminance uniformity, flicker, vertical seam and/or small spot by display patterns.
- * Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.





		Revision History	DOD-M-0843 30/32
Rev.	prepared date	Revision contents	Signature of writer
1st edition	Jan. 25, 2001	DOD-M-0094(abstract)	Approved by _A. OKAMOTO Checked by Prepared by _R.KAWASHIMA
2nd edition	Feb. 6, 2001	DOD-M-0140(abstract) P5 Outline of characteristics: Expression of viewing angle is revised. P7,8 Symbols: VCC→VDD, ICC→ IDD (correction) P7 ABSOLUTE MAXIMUM RATINGS: VDD is corrected. P14 (4) Luminance control: Expression of remark is revised. P15 Symbols: Luminance→Luminance ratio (correction) P23 Vibration: 50 times→10 times (collection) ESTIMATED LIFE TIME OF THE BARE LAMP is deleted.	Approved by _A. OKAMOTO Checked by Prepared by _R.KAWASHIMA
3rd edition	Mar. 30, 2001	DOD-M-0276 Change part (Before-2nd edition → After-3rd edition) The inside of this document is revised the clerical error and unclear expression in previous one. The important changes such as specifications, characteristics and functions are as follows. P5,P7,P28 Module size (Vertical): 255.4mm→256.0mm P6 BLOCK DIAGRAM-Vertical resolution: 1024→768 P7 ABSOLUTE MAXIMUM RATINGS •VDDB: -0.3 to +16.0V → -0.3 to +15.0V •ACA is added. •Absolute humidity: Absolute humidity shall not exceed Ta=50°C, Relative humidity =70% level. → ≤ 78 g/m³ P8 Driving for backlight inverter •Logic input voltage is added. •ACA is added. P13 Backlight inverter- CN202 socket-Pin No.2: N.C. →ACA P18 Definition of input signal timings are added. P24 RELIABILITY TEST: Low pressure is added. P27,P28 OUTLINE DRAWINGS are revised.	Approved by A. OKAMOTO Checked by Prepared by R.KAWASHIMA

		Revision History	DOD-M-0843 31/32
Rev.	prepared date	Revision contents	Signature of writer
4th edition	June 12, 2001	Change part (Before-3rd edition → After-4th edition) The inside of this document is revised the clerical error and unclear expression in previous one. The important changes such as specifications, characteristics and functions are as follows. P4 Applications: PC monitor is deleted. P5, P7, P28 Module thickness: 32.0mm Max. → 30mm Max. P5, P7 Module weight: 1200g Typ., TBD Max. → 1100g Typ., 1200g Max. P5, P23 Contrast ratio is decided. P6, P23: Luminance is decided. P6 Block diagram: Note1 is changed. P7 Absolute maximum ratings BRTP, PWSEL, ACA, BRTL, Operating altitude and Stora altitude: Each parameter is decided. P8 Electrical characteristics IDD, BRTC, BRTP, PWSEL, ACA and BRTL: Ea parameter is decided. P9 Luminance control frequency is decided. P9 Fuses are decided. P10 Sequence for LCD panel signal processing board is decided P11 CN1 socket: "FH12S-45S-0.5SH (HIROSE)" is added. Adaptable plug is deleted. P12 CN2 socket: "FH12S-30S-0.5SH (HIROSE)" is added. Adaptable plug is deleted. Note2 is added. P28, P29: Outline drawings are changed.	Prepared by R.KAWASHIMA ge
5th edition	Oct. 5, 2001	DOD-M-0672 P5 Power consumption 24W→28W P6 Block diagram • Fuses are added. • Note2 is added. • "ACA" is added. P7 Absolute maximum ratings Note1 and Note2 are corrected. P8 Driving for backlight inverter - IDDB 1800mA typ., 2100mA max. → 1800mA typ., 2100mA ma P9 Supply voltage ripple • Examples of the power supply connections are deleted. Fuses • Fuse for VDDB: KE40 → MMCT 5A • Note1 is added. • Note2 is revised. P10 Sequence for LCD panel signal processing board Note2 is deleted. P22 Timing characteristics are revised.	Approved by T. ITO Checked by Prepared by R. KAWASHIMA X.

Edition	Document number	Prepare d date	Revision contents and writer
6th edition	DOD-M- 0843	Jan. 18, 2002	Revision contents P4 - Features: UL acquisition is added. P5 - Polarizer pencil-hardness: 2H→3H Response time: Ton =10 ms (typ.) → Ton =20 ms (typ.) Backlight: Replaceable parts are decided. Power consumption: 28W→25.1W P6 - Block diagram -Fusing currents are deleted. Inverter pin connection: BRTL→BRTI Note1 and Note2 are changed. P7 - Display area: Tolerances are deleted. Input voltage: BRTL→BRTI Operating temperature Top2 is decided. Absolute humidity: ≤78 → ≤73 P8 - IDD: 300mA typ., 600 mA max. → 210mA typ., 450 mA max. IDDB: 2200mA typ., 2600 mA max. → 2000mA typ., 2400 mA max BRTL → BRTI P9 - Note2 is added. Expression of fuses is corrected. P10 - VDD rising period: Tr< 80ms → 5< Tr< 80ms Note3 is revised. P13 - Adaptable plug is decided. P14 - Adaptable plug is decided. P14 - Adaptable plug is decided. Note1 is added. BRTL → BRTI P15 - Expression of luminance control is revised. -Luminance ratio is decided. BRTL → BRTI P23 - Response time: Ton =10 ms (typ.) → Ton =20 ms (typ.) -Chromaticity (R, G and B) is decided. Viewing angle (CR>5) is deleted. -Luminance control range is deleted. P24 - Note5 is revised. P25 - Dust: Test condition is corrected.
			Signature of writer Approved by Checked by Prepared by Thilds T. ITO R. KAWASHIMA